Title here
Summary here
Chipscope
Using Chipscope and SDK at the same time
A workaround for running Chipscope Analyzer and Xilinx SDK simultaneously without Microblaze resets.
June 17, 20152 minutes
How to keep a signal name after mapping
Using the KEEP constraint in VHDL and Verilog to preserve signal names through synthesis
June 27, 20112 minutes