Title here
Summary here
Blog
Creating a custom AXI-Streaming IP in Vivado
Step-by-step tutorial for building a custom AXI-Streaming FIFO IP in Vivado and testing it with DMA
November 1, 20177 minutes
Quick look at the UltraZed-EG SoM
Overview of the UltraZed-EG System-on-Module and Zynq UltraScale+ MPSoC features
October 24, 20171 minute
Getting Started with the MYIR Z-turn
Creating a Vivado design for the MYIR Z-turn Zynq SoM and running hello world and lwIP echo server
October 18, 20173 minutes
Using AXI DMA in Vivado Reloaded
Updated video tutorial on using the AXI DMA IP in Vivado 2017.2 with a MicroZed Zynq design
October 11, 201716 minutes
Demo of Intelliprop's NVMe Host Accelerator IP core
Video demo of IntelliProp NVMe IP on the KCU105 achieving nearly 2 GB/s read speeds via FPGA Drive FMC
January 31, 20171 minute
Connecting an M.2 SSD to FPGA Drive FMC
Video showing how to physically connect an M.2 SSD to the FPGA Drive FMC adapter
January 28, 20171 minute
A quick look at the Kintex Ultrascale KCU105
Unboxing and exploring the features of the Kintex Ultrascale KCU105 evaluation board
January 21, 20172 minutes
Tcl Automation Tips for Vivado and Xilinx SDK
A cheat sheet of useful Tcl commands and tricks for automating Vivado and Xilinx SDK workflows
November 1, 20165 minutes
NVMe Host IP tested on FPGA Drive
IntelliProp tests their NVMe Host Accelerator IP on FPGA Drive achieving up to 2000 MB/s read speeds
October 23, 20162 minutes
FPGA Drive now available to purchase
Announcing availability of the FPGA Drive PCIe and FMC adapters for connecting M.2 SSDs to FPGAs
August 17, 20162 minutes